US8385046-B2  &quot;Electronic Packaging Problems of Flip Chip Solder Bonding High Processing Temp. for solder reflow 190-250 ?o C.&quot;, Electronic Application, 2 pages.;  &quot;Universal Bonding Structure for Electronic Chips and Packages&quot;, Office of Technology Transfer Invention or Copyrightable Work Disclosure Assigned in OTT Office, 8 pages.;  Charles T. Black, et al, &quot;High-Capacity, Self-Assembled Metal-Oxide-Semiconductor Decoupling Capacitors&quot;, IEEE Electron Device Letters, vol. 25, No. 9, Sep. 2004, pp. 622-624.;  F. Roozeboon, et al., &quot;High-value MOS capacitor arrays in ultradeep trenches in silicon&quot;, Microelectronic Engineering, vol. 53, 2000, pp. 581 584.;  H. Foell, et al., &quot;Formation and application of porous silicon&quot;, Materials Science and Engineering, R 39, (2002), pp. 93-141.;  Hideki Masuda, et al., &quot;Highly order nanochannel-array architecture in anodic alumina&quot;, Appl. Phys. Lett., 71, (19), Nov. 10, 1997, pp. 2770-2772.;  I. Enculescu, et al., &quot;Copper nanowires electrodeposited in etched single-ion track templates&quot;, Applied Physics A_Materials Science &amp; Processing, 77, 2003, pp. 751-755.;  J. Vetter, et al., &quot;Application of ion track mebranes for preparation of metallic microstructures&quot;, Nuclears Intstruments and Methods in Physics Research B79, 1993, pp. 691-694.;  Jaeheon Lee, et al., &quot;Electrical Characterization of Nano Structured Energy Storage Devices&quot;, ECS Transactions, 2 (8), 2007, pp. 121-127.;  Jaeheon Lee, et al., &quot;Electrodeposition in Nanostructure Templates using Novel Cathode Preparation&quot;, ECS Transactions, 1, (12), 2006, 25-31.;  Jaeheon Lee, et al., &quot;Fabrication of Gold Nano-Wires via Electrodeposition in Templates&quot;, Nano-Technology Initiative-Department of ECE Interim Report-Aug. 25, 2004, pp. 1-8.;  Jaeheon Lee, et al., &quot;Gold Nano-Structure Built in Polycarbonate Templates&quot;, pp. 1-8.;  Johan Klootwijk, et al., &quot;Extremely High-Density Capacitors With ALD High-K Dielectric Layers&quot;, 2006, pp. 17-28.;  K. B.Shelimov, et al.; &quot;Template-grown high-density nanocapacitor arrays&quot;; American Institute of Physics; Applied Physics Letters, vol. 27 No. 11; pp. 1722-1724; Jul. 13, 2000.;  M. Christophersen et al., &quot;Macropore Formation on Highly Doped n-Type Silicon&quot;, phys. stat. sol. (a) vol. 182, vol. 45, 2000, pp. 45-50.;  Marianna Kemell, et al., &quot;Si/A12O3/ZnO:A1 capacitor arrays formed in electrochemically etched porous Si by atomic layer deposition&quot;, Microelectronic Engineering, vol. 84, 2007, 313-318.;  N. S. Averkiev, et al.; &quot;Capacitance properties of a system of coupled nanowires&quot;; The American Physical Society; Physical Review B, vol. 59, No. 4, pp. 3250-3254; Jan. 15, 1999.;  O. Jessensky, et al., &quot;Self-organized formation of hexagonal pore arrays in anodic alumina&quot;, Applied Physics Letters, vol. 72, No. 10, Mar. 9, 1998, pp. 1173-1175.;  Richard Ulrich, &quot;Matching embedded capacitor dielectrics to applications&quot;, Circuit World, 30/1 [2003], pp. 20-24.;  V. Lehmann et al., &quot;The Physics of Macropore Formation in Low-Doped p-Type Silicon&quot;, Journal of the Electrochemical Society, vol. 146, No. 8, 1999, pp. 2968-2975.;  V. Lehmann, et al., &quot;A novel capacitor technology based on porous silicon&quot;, Thin Solid Films, vol. 276, 1996, pp. 138-142.;  Z. Siwy, et al., &quot;Fabrication of a Synthetic Nanopore Ion Pump&quot;, Physical Review Letters, vol. 89, No. 19, Nov. 4, 2002, pp. 198103-1 to 198103-4.;  Zuzanna S. Siwy, &quot;Ion-Current Rectification in Nanopores and Nanotubes with Broken Symmetry&quot;, Advanced Fuctional Materials, 16, 2006, pp. 735-746.